

LESD5L5.0CT1G

Transient Voltage Suppressors

ESD Protection Diodes with Ultra-Low Capacitance

The ESD5L is designed to protect voltage sensitive components that require ultra-low capacitance from ESD and transient voltage events. Excellent clamping capability, low capacitance, low leakage, and fast response time, make these parts ideal for ESD protection on designs where board space is at a premium. Because of its low capacitance, it is suited for use in high frequency designs such as USB 2.0 high speed and antenna line applications.

Specification Features:

- Ultra Low Capacitance 0.5 pF
- Low Clamping Voltage
- Small Body Outline Dimensions:
0.047" x 0.032" (1.20 mm x 0.80 mm)
- Low Body Height: 0.016" (0.4 mm)
- Stand-off Voltage: 5 V
- Low Leakage
- Response Time is Typically < 1.0 ns
- IEC61000-4-2 Level 4 ESD Protection
- This is a Pb-Free Device

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic
Epoxy Meets UL 94 V-0

LEAD FINISH: 100% Matte Sn (Tin)


QUALIFIED MAX REFLOW TEMPERATURE: 260°C

Device Meets MSL 1 Requirements

LESD5L5.0CT1G



SOD-523



Ordering information

Device	Marking	Shipping
LESD5L5.0CT1G	L5	3000/Tape&Reel

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
IEC 61000-4-2 (ESD) Contact Air		±10 ±15	kV
Total Power Dissipation on FR-5 Board (Note 1) @ T _A = 25°C	P _D	200	mW
Peak Pulse Power (tp= 8/20us)	P _{PP}	100	W
Storage Temperature Range	T _{stg}	-55 to +150	°C
Junction Temperature Range	T _J	-55 to +125	°C
Lead Solder Temperature – Maximum (10 Second Duration)	T _L	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. FR-5 = 1.0 x 0.75 x 0.62 in.

ELECTRICAL CHARACTERISTICS

($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter
I_{PP}	Maximum Reverse Peak Pulse Current
V_C	Clamping Voltage @ I_{PP}
V_{RWM}	Working Peak Reverse Voltage
I_R	Maximum Reverse Leakage Current @ V_{RWM}
V_{BR}	Breakdown Voltage @ I_T
I_T	Test Current
I_F	Forward Current
V_F	Forward Voltage @ I_F
P_{pk}	Peak Power Dissipation
C	Capacitance @ $V_R = 0$ and $f = 1.0$ MHz

LESD5L5.0CT1G



ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Device	Device Marking	V_{RWM} (V)	I_R (μA) @ V_{RWM}	V_{BR} (V) @ I_T (Note 2)	I_T	C (pF)		V_C (V) @ $I_{PP} = 1$ A (Note 3)	V_C
		Max	Max	Min	mA	Typ	Max	Max	Per IEC61000-4-2 (Note 4)
LESD5L5.0CT1G	L5	5.0	1.0	5.4	1.0	0.5	0.9	12.9	Figures 1 and 2 See Below

- V_{BR} is measured with a pulse test current I_T at an ambient temperature of 25°C .
- Surge current waveform per Figure 5.
- For test procedure see Figures 3 and 4.




Figure 1. ESD Clamping Voltage Screenshot
Positive 8 kV Contact per IEC61000-4-2




Figure 2. ESD Clamping Voltage Screenshot
Negative 8 kV Contact per IEC61000-4-2

LESD5L5.0CT1G

IEC 61000-4-2 Spec.

Level	Test Voltage (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8

IEC61000-4-2 Waveform




Figure 3. IEC61000-4-2 Spec




Figure 4. Diagram of ESD Test Setup





Figure 5. 8 X 20 μs Pulse Waveform


LESD5L5.0CT1G

SOD-523



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.10	1.20	1.30	0.043	0.047	0.051
B	0.70	0.80	0.90	0.028	0.032	0.035
C	0.50	0.60	0.70	0.020	0.024	0.028
D	0.25	0.30	0.35	0.010	0.012	0.014
J	0.07	0.14	0.20	0.0028	0.0055	0.0079
K	0.15	0.20	0.25	0.006	0.008	0.010
S	1.50	1.60	1.70	0.059	0.063	0.067



SOLDERING FOOTPRINT*

