

MOSFET Silicon N-Channel MOS

1. Applications

For Soft Switching Boost PFC switch, HB or AHB or LLC half bridge and full bridge topologies.

Such as phase-shift-bridge(ZVS),LLC Application-Server Power, Telecom Power, EV Charging, Solar inverter.

2. Features

Low drain-source on-resistance: $R_{DS(ON)} = 0.034\Omega$ (typ.)

Easy to control Gate switching

Enhancement mode: $V_{th} = 2.8$ to 4.2 V





Table 1 Key Performance Parameters

Parameter	Value	Unit
$V_{DS @ T_{j,max}}$	700	V
$R_{DS(on),max}$	41	$m\Omega$
$Q_{g,typ}$	133.5	nC
$I_{D,pulse}$	240	A

3. Packaging and Internal Circuit

Part Name	Package	Marking
ASW65R041E	TO247	ASW65R041E



1 Maximum ratings

at $T_j = 25^\circ\text{C}$, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current ¹⁾	I_D	-	-	80	A	$T_C=25^\circ\text{C}$
Pulsed drain current ²⁾	$I_{D,\text{pulse}}$	-	-	240	A	$T_C=25^\circ\text{C}$
Avalanche energy, single pulse	E_{AS}	-	-	720	mJ	$T_c=25^\circ\text{C}, V_{DD}=50\text{V}, I_D=12\text{A}, L=10\text{mH}, RG=25\Omega$
Avalanche current, single pulse	I_{AR}	-	-	12	A	$T_c=25^\circ\text{C}, V_{DD}=50\text{V}, L=10\text{mH}, RG=25\Omega$
MOSFET dv/dt ruggedness	dv/dt	-	-	4.7	V/ns	$V_{DS}=0\dots 150\text{V}$
Gate source voltage (static)	V_{GS}	-20	-	20	V	static;
Gate source voltage (dynamic)	V_{GS}	-30	-	30	V	AC ($f > 1 \text{ Hz}$)
Power dissipation	P_{tot}	-	-	481	W	$T_C=25^\circ\text{C}$
Storage temperature	T_{stg}	-55	-	150	°C	
Operating junction temperature	T_j	-55	-	150	°C	
Reverse diode dv/dt ³⁾	dv/dt	-	-	15	V/ns	$V_{DS}=0\dots 400\text{V}, I_{SD} \leq I_S, T_j=25^\circ\text{C}$ see table 8

¹⁾Limited by $T_{j,\text{max}}$. Maximum Duty Cycle D = 0.50

²⁾Pulse width t_p limited by $T_{j,\text{max}}$

³⁾Identical low side and high side switch with identical RG

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	-	0.26	°C/W	-
Thermal resistance, junction - ambient	R_{thJA}	-	-	62	°C/W	device on PCB, minimal footprint

3 Electrical characteristics

at $T_j=25^\circ\text{C}$, unless otherwise specified

Table 4 Static characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(\text{BR})\text{DSS}}$	655	-	-	V	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=10\text{mA}$
Gate threshold voltage	$V_{(\text{GS})\text{th}}$	2.8		4.2	V	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$
Zero gate voltage drain current	I_{DSS}	-	-	1	μA	$V_{\text{DS}}=650\text{V}, V_{\text{GS}}=0\text{V}, T_j=25^\circ\text{C}$
Gate-source leakage current	I_{GSS}	-	-	100	nA	$V_{\text{GS}}=30\text{V}, V_{\text{DS}}=0\text{V}$
Drain-source on-state resistance	$R_{\text{DS}(\text{on})}$	-	0.034	0.041	Ω	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=28\text{A}, T_j=25^\circ\text{C}$
Gate resistance (Intrinsic)	R_{G}	-	13	-	Ω	$f=1\text{MHz}$, open drain

Table 5 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	5966	-	pF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=50\text{V}, f=1\text{MHz}$
Output capacitance	C_{oss}	-	464	-	pF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=50\text{V}, f=1\text{MHz}$
Reverse transfer capacitance	C_{rss}	-	53	-	pF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=50\text{V}, f=1\text{MHz}$
Turn-on delay time	$t_{\text{d}(\text{on})}$	-	50.4	-	ns	$V_{\text{DD}}=400\text{V}, V_{\text{GS}}=13\text{V}, I_{\text{D}}=49.6\text{A}$ $R_{\text{G}}=1.7\Omega$; see table 9
Rise time	t_r	-	46.8	-	ns	$V_{\text{DD}}=400\text{V}, V_{\text{GS}}=13\text{V}, I_{\text{D}}=49.6\text{A}$ $R_{\text{G}}=1.7\Omega$; see table 9
Turn-off delay time	$t_{\text{d}(\text{off})}$	-	326	-	ns	$V_{\text{DD}}=400\text{V}, V_{\text{GS}}=13\text{V}, I_{\text{D}}=49.6\text{A}$ $R_{\text{G}}=1.7\Omega$; see table 9
Fall time	t_f	-	48	-	ns	$V_{\text{DD}}=400\text{V}, V_{\text{GS}}=13\text{V}, I_{\text{D}}=49.6\text{A}$ $R_{\text{G}}=1.7\Omega$; see table 9

Table 6 Gate charge characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gate to source charge	Q_{gs}	-	38.6	-	nC	$V_{\text{DD}}=400\text{V}, I_{\text{D}}=49.6\text{A}, V_{\text{GS}}=10\text{V}$
Gate to drain charge	Q_{gd}	-	60	-	nC	$V_{\text{DD}}=400\text{V}, I_{\text{D}}=49.6\text{A}, V_{\text{GS}}=10\text{V}$
Gate charge total	Q_g	-	133.5	-	nC	$V_{\text{DD}}=400\text{V}, I_{\text{D}}=49.6\text{A}, V_{\text{GS}}=10\text{V}$
Gate plateau voltage	V_{plateau}	-	7.0	-	V	$V_{\text{DD}}=400\text{V}, I_{\text{D}}=49.6\text{A}, V_{\text{GS}}=10\text{V}$

Table 7 Reverse diode characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Diode forward voltage	V_{SD}	-	0.65	-	V	$V_{GS}=0V, I_F=1A, T_j=25^\circ C$
Reverse recovery time	t_{rr}	-	560.6	-	ns	$V_r=400V, I_F=50A, dI/dt=100A/\mu s$ see table 8
Reverse recovery charge	Q_{rr}	-	13.84	-	μC	$V_r=400V, I_F=50A, dI/dt=100A/\mu s$ see table 8
Peak reverse recovery current	I_{rrm}	-	44	-	A	$V_r=400V, I_F=50A, dI/dt=100A/\mu s$ see table 8

4 Electrical characteristics diagram





Diagram 5: Drain-source breakdown voltage






Diagram 6: Typ. capacitances



$V_{BR(DSS)} = f(T_j); I_D = 10\text{mA}$

$C = f(V_{DS}); V_{GS} = 0\text{V}; f = 10\text{ kHz}$

Diagram 7: Safe operating area $T_c=25\text{ °C}$, TO247



$I_D = f(V_{DS}); T_c = 25\text{ °C}; V_{GS} > 7\text{V}; D = 0; \text{parameter tp}$

5 Test Circuits

Table 8 Diode characteristics




Table 9 Switching times





Table 10 Unclamped inductive load



6 Package Outlines




Figure1: Outline PG-T0247

Revision History

Revision	Date	Subjects (major changes since last revision)
1.0	2020-08-03	Preliminary version
1.1	2021-10-20	Updated EAS/IAR